





## Research and Development Technical Report

DELET-TR-80-0260-1

403 MHz SAW OSCILLATOR

D. J. Dodson TRW Inc One Space Park Redondo Beach, CA 90278

March 1981

First Interim Report for Period 5 May 1980 - 10 November 1980

Approved for Public Release; Distribution Unlimited

# ËRADCOM

US ARMY ELECTRONICS RESEARCH AND DEVELOPMENT COMMAND FORT MONMOUTH, NEW JERSEY 07703

81 4 10 HIS 0 656

## NOTICES

### Disclaimers

The citation of trade names and names of manufacturers in this report is not to be construed as official Government indorsement or approval of commercial products or services referenced herein.

## Disposition

Destroy this report when it is no longer needed. Do not return it to the originator.

HICA-PM-6 (1-<sup>76</sup>

UNCLASSIFIED SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)	(20.1)
/ REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM
1. REPORT NUMBER 2. GOVT ACCESSION NO	D. 3. RECIPIENT'S CATALOG NUMBER
DELET TR-80-0260-1 AD-A09767	S, TYPE OF BERORED PRIOD COVERED
4Ø3 MHz SAW Oscillator	Interim Report 5 May-1900 three 10 November 1980
7. AUTHOR(a)	B. CONTRACT OR GRANT NUMBER(*) DAAK20-80-C-0260 /
9 PERFORMING ORGANIZATION NAME AND ADDRESS	10. PROGRAM ELEMENT, PROJECT, TASK
TRW Inc. DSSG One Space Park	AREA & WORK UNIT NUMBERS
Redondo Beach, California 90278	
Director, US Army Electronics Tech & Devices Let	Marabales
ATTN: DELET-MA-A Fort Monmouth, NJ 07703	11. NUMBER OF PAGES
14 MONITORING SCENCY NAME & ADDRESS/II ditterent from Controlling Office)	15 SECURITY CLASS. (of this report) UNCLASSIFIED
	15a DECLASSIFICATION DOWNGRADING SCHEDULE
16 DISTRIBUTION STATEMENT (of this Report)	
17 DISTRIBUTION STATEMENT of the abstract entered in Black 20, if different for	tom Report)
18 SUPPLEMEN*ARY NOTES	
19 KEY WORDS (Continue on reverse aids if necessary and identify by block number Surface Acoustic Wave Devices SAW Oscillator Quartz	r)
This contract provides for a twelve (12) month and exploratory development of a 200 mW, SAW stabifrequency and amplitude modulated. The oscillator quency at 403 MHz and be tunable over a + 3 MHz bastudies have been performed to determine technique effective interaction of essential oscillator compline, phase shifter, coupler and amplifier, to pro	program for the investigation lized oscillator which can be is to have its center fre- ndwidth. Trade-off design s which will provide the mos onents, i.e., SAW delay-
quency stability. A significant effort was made t	o implement the required

UNCLASSIFIED 401627
SECURITY CLASSIFICATION OF THIS PAGE Then Date Entered

#### SECURITY CLASSIFICATION OF THIS PAGE(When Date Entered)

circuit functions in a low-cost printed circuit approach rather than utilize high-cost commercially available components, since the oscillator is intended for use in an expendable application.

Specific tasks addressed to date include: Mask and SAW delay line design and fabrication. Assembly of a DC circuit board as required for electronic tuning, modulation, compensation and regulation. Integration and test of a complete breadboard oscillator. Extensive circuit characterization.

## CONTENTS

		<u>Page</u>
١.	SUMMARY	1
2.	OSCILLATOR DESIGN	2
3.	CIRCUIT DESIGN AND PERFORMANCE	12
	a. SAW Delay Line	12
	b. Loop Amplifier	15
	c. Phase Shifter	31
	d. ILO	43
4.	CONCLUSION	53
Apı	ppendix A	54
Ap	ppendix B	57
App	opendix C	66

olion Per

A

## LIST OF FIGURES

Figure No.		Page
2-1	Oscillator Block Diagram	3
2-2	SAW Delay Line: Multiple Modes	5
2-3	SAW Delay Line: Single Mode	6
2-4	Saw Delay Line Oscillator	6
2-5	Output Power vs Gain Margin	7
2-6	Oscillator Phase Noise for Gain Margin of 1 dB	8
2-7	Oscillator Phase Noise for Gain Margin of 4 dB	8
2-8	Oscillator Phase Noise for Gain Margin of 10 dB	9
3-1	Schematic of 403 MHz SAW Delay Line	14
3-2	403 MHz SAW Unmatr' d Passband and Phase	16
3-3	403 MHz SAW Unmatched Passband and Phase	17
3-4	403 MHz SAW Unmatched Reflection Coefficients	18
3-5	Photograph of Packaged SAW	19
3-6	403 MHz SAW Delay Line	20
3-7	403 MHz SAW Matched Passband and Phase	21
3-8	403 MHz SAW Matched Reflection Coefficients	22
3-9	403 MHz SAW Amplifier	23
3-10	Photograph of Breadboard Circuit	24
3-11	403 MHz SAW Amplifier, Gain vs Frequency	25
3-12	Loop Amplifier P <sub>OUT</sub> vs P <sub>IN</sub> (12V Bias)	26
3-13	Loop Amplifier P <sub>OUT</sub> vs P <sub>IN</sub> (9V Bias)	27
3-14	403 MHz SAW Amplifier, Gain vs Frequency	28
3-15	403 MHz SAW Amplifier, Phase vs Frequency	29
3-16	403 MHz SAW Amplifier, Phase vs Frequency	30
3-17	Phase Shifter Block Diagram	31
3-18	Coupler Schematic	34
3-19	403 MHz Twisted Wire Coupler	36
3-20	Coupler Load	37
3-21	Varactor Reflection Coefficient	38
3 <b>-2</b> 2	Computer-Predicted Load Reflection Coefficients	39
3-23	Measured Load Reflection Coefficients	40
3-24	Photograph of Breadboard Phase Shifter	41
3-25	403 MHz Breadboard Double Phase Shifter	42
3-26	Phase Shifter Tuning Characteristics	44
3_27	403 MHz 110	45

## LIST OF FIGURES (Continued)

Figure No.		Page
3-28	Photograph of ILO Breadboard Circuit	46
3-29	Injection Locking Bandwidth vs Injection Power	47
3-30	Injection Locking Bandwidth vs Temperature	48
3-31	Output Power vs Frequency	49
3-32	ILO Amplitude Modulation Time Waveforms	50-51
3-33	ILO Amplitude Modulation Frequency Spectrum	52

## LIST OF TABLES

Table No.		<u>Page</u>
1-1	Oscillator Performance Specifications	1
2-1	Measured Variations in Absolute Phase	10
2-2	Oscillator Specifications	11

#### 1. SUMMARY

The objective of this program is the development of a 403 MHz surface acoustic wave oscillator suitable for use in an expendable radiosonde. Due to the extreme temperature range (-70°C to +70°C) the radiosonde must operate in and the simultaneous deployment of many radiosondes operating within a limited bandwidth, temperature stability is the oscillator's most critical performance parameter. Stability of 200 ppm or better is required. The circuit is also required to tune from 400 MHz to 406 MHz, transmit 200 mW (+23 dBm), and be capable of both amplitude and frequency modulation. Specified performance is outlined in Table 1-1.

Table 1-1. Oscillator Performance Specifications

Parameter	Specification	Comment
Frequency	400-406 MHz	Settable to 50 ppm
Stability .	200 ppm	-70°C to +70°C
Modulation		
PAM	0 to 2000 pps	
FM	100 KHz Modulation Frequency	300 KHz/V Modulation Sensitivity
Output Power	200 mW	50 ohm load
Frequency Pulling	<u>&lt; +</u> 20 ppm	Z <sub>L</sub> = 25 to 75 ohms
Power Supply	24V +10% <2.5 watts	Other supply voltages can be considered

During the first six months of the program the oscillator design has been completed, and all the individual RF subcircuits have been designed, fabricated and tested. These circuits include the SAW delay line, loop amplifier, phase shifter, and an injection locked oscillator. This report discusses overall

oscillator design, and gives a detailed description of the design and performance of the various subcircuits of the oscillator. The oscillator design is described in Section 2, while the design and performance of the individual subcircuits are described in Section 3. Measured performance not found in Section 3 can be found in the Appendix.

#### 2. OSCILLATOR DESIGN

A block diagram of the 403 MHz SAW Stabilized Oscillator is shown in Figure 2-1. The circuit consists of a relatively low power, tunable SAW oscillator driving an injection locked oscillator, plus associated DC circuitry. The SAW oscillator produces approximately 20 mW (+13 dBm) RF power, tunable from 400 MHz to 406 MHz. Both mechanical tuning for frequency selection and electronic tuning for frequency modulation are employed. The injection locked oscillator which is locked to the SAW oscillator output produces an RF output in excess of 200 mW (+23 dBm). The ILO therefore provides approximately 10 dB of gain. Bias switching circuity in the ILO is used for pulse amplitude modulation (PAM). The DC circuitry (not yet designed) will consist of a voltage regulator to minimize frequency pushing, tuning and frequency modulation circuitry, and a temperature compensation network to compensate for both varactor reactance changes and SAW delay variation with temperature.

The heart of this circuit is clearly the SAW oscillator. The conditions for oscillation in this circuit are (1) gain around the loop must exceed all losses and (2) phase around the loop must equal a multiple of 2- radians. These conditions can be expressed as

$$L_{S}(f) + L_{I}(f) \leq G(f,A)$$
 (2.1)

and

$$\frac{2\pi f_N^2}{V} + \pm = 2N^{-1}$$
 (2.2)

#### where

 $f_N$  = oscillation frequencies : = center-to-center transducer separation V = surface wave velocity : = phase shift through all elements except SAW delay line N = an integer  $L_S(f)$  = insertion loss of SAW delay line  $L_I(f)$  = insertion loss of feedback loop components G(f,A) = amplifier gain as a function of and output level, A A = output power level




Figure 2-1. Oscillator Block Diagram

The frequency of oscillation can be determined from equation (2.2)

$$f_{N} = \frac{V}{\rho} \left( N - \frac{2}{2\pi} \right) \tag{2.3}$$

It is possible for multiple solutions to equations (2.1) and (2.2) to exist as shown in Figure 2-2 where many solutions to the phase condition exist within the SAW passband. For single-mode operation, the SAW delay line is designed such that there is only one solution for equation (2.2) which is in the passband of the delay line. Such a design is shown in Figure 2-3. As a general rule, the loss associated with the feedback loop components,  $L_{\rm I}(f)$ , and the amplifier gain, G(f,A), are slowly varying functions of frequency over a broad range around the frequency for which the oscillator is being designed, and the SAW response,  $L_{\rm S}(f)$ , is a very strong function of frequency. The SAW oscillator is designed so that the combination of SAW delay line loss plus amplifier gain exceeds unity over a desired frequency band around the desired operating frequency. As long as only one solution to (2.2) falls within the passband response of the SAW delay line, single mode operation of the SAW oscillator is quaranteed.

The loop amplifier shown in Figure 2-4 provides gain to overcome losses around the loop - thereby meeting the first condition for oscillation (equation (2.1)). The amplifier is designed to have linear gain well in excess of the loop losses. The required gain margin is a function of the saturation characteristics of the amplifier chain, but typically must be greater than 4 dB. Measurements made at TRW have shown that a minimum of 4 dB gain margin will provide maximum output power and minimum phase noise. The effect of gain margin on oscillator output power and phase noise is shown in Figures 2-5 through 2-8. For a circuit with adequate gain margin, the oscillator output power will equal the saturated output power of the amplifier minus the power coupled back into the loop.




Figure 2-2. SAW Delay Line: Multiple Modes




Figure 2-3. SAW DELAY LINE: SINGLE MODE




Figure 2-4. SAW DELAY LINE OSCILLATOR




Figure 2-5. Output Power vs Gain Margin




Figure 2-6. Oscillator Phase Noise for Gain Margin of 1 dB




Figure 2-7. Oscillator Phase Noise for Gain Margin of 4 dB




Figure 2-8. Oscillator Phase Noise for Gain Margin of 10 dB

The second condition for oscillation, equation (2.2), is met through use of the phase shifter shown in Figure 2-4. The frequency of oscillation is set by varying: in (2.3). It is necessary for the phase shifter to provide adequate phase variation to tune across the required frequency band. This phase variation will be defined by the phase slope of the delay line. It is generally necessary to provide tuning phase in excess of that required for any given SAW to accomodate the variation in absolute transmission phase from SAW to SAW. It is reasonable to expect variations in absolute delays for SAWs to be as large as  $\pm 0.11$ . For typical delay lines of  $\pm 1000$  electrical length, this equates to  $\pm 36^\circ$  variation in transmission phase. The data from measurements of 16 delay lines shown in Table 2-1 demonstrates typical variation in absolute phase. It is often required that a full  $\pm 1000^\circ$  of phase shift be provided to accomodate tuning range and variation from SAW to SAW.

Table 2-1. MEASURED VARIATIONS IN ABSOLUTE PHASE

Office View	ESHITA Fee 11, ENCK	THANSMISSION	N'AXIMUL' PITASE DIFFERENCE
81 1 R2 1 61 1 R1 1	555 0 MHz	/6.5 112.5 119.0 80.0	36 <sup>0</sup>
812 627 817 647	1 m 1	128 0 10, 6 145 J 162 0	59 4 <sup>0</sup>
613 821 674 813	<b>361</b> 2	103.0 +85.5 +95.0 +58.0	40°
B14 E_A B34 B4-4	y - 0 y -> 0	157.5 144.0 98.0 +155.0	107°

Based on these general considerations, specifications for the individual oscillator subcircuits have been generated. These specifications are shown in Table 2-2.

Table 2-2. OSCILLATOR SPECIFICATIONS

Circuit	Parameter	Specified Performance	Comments
Delay Line	Center Frequency 3 dB Bandwidth Loss (Matched) Delay	403 +0.150 MHz 6.3 MHz ≤ 20 dB √100 ns	ST-cut quartz
Loop Amp	Frequency Band Gain PSAT VSWR (In,Out) VSupply	> 350-450 MHz > 40 dB > 16.5 dBm < 2.5:1 12V	
Phase Shifter	Loss Phase Shift Tuning Voltage	<3 dB >180° T-10V	Two cascaded phase shifters to be used
Power Splitter	Coupling Loss	3.0 dB <u>&lt;</u> 0.5 dB	
ILO	Natural Frequency Power Out Injection Locking	403 MHz <u>&gt;</u> +23 dBm	200 mW
	Bandwidth	+16 MHz	Greater locking range
	PINj	+13 dBm	may be required to accomodate temperature
	V <sub>Supply</sub>	120	effects

As these specifications imply, a 12V supply will be used throughout. All of the transistor circuitry would perform optimally with a 12V supply. Only the varactors in the phase shifter would benefit from using the full 24V available and due to the varactor C-V relationship, this benefit is small. The 12V supply was therefore chosen to conserve power.

A review of Table 2-1 points out key features of the design. The loop amplifier gain of 40 dB exceeds the 30 dB loop loss by 10 dB. This is adequate to drive the amplifier well into saturation and provides margin for SAW and phase shifter variations. The delay in the SAW implies a mode spacing of 1.0 MHz. If 20 ns of delay in other components in the loop is assumed the mode spacing would be reduced to 8.3 MHz. This is well in excess of the 7 MHz 3 dB bandwidth of the SAW. Two phase shifters will be used in cascade. A single phase shifter (of the design contemplated) will produce no more than 250° phase shift. Therefore, two are required to produce a 360° phase shift. The ILO will lock over a range far in excess of the 6 MHz operating band. This is to account primarily for the drift in ILO natural frequency with temperature.

In the following section the design and performance of these individual circuits is discussed in detail.

#### 3. CIRCUIT DESIGN AND PERFORMANCE

#### a. 403 MHz SAW Delay Line

It is required that the 403 MHz SAW oscillator be operated with one stable single mode output and be tunable over the 400 MHz to 406 MHz frequency range.

To achieve this, the specifications for the SAW delay line were set as follows:

Center Frequency	403.0 +0.15 MHz
3 dB Bandwidth	6.3 +0.1 MHz
Time Delay	0.10 <u>+</u> 0.01sec
Insertion Loss (matched)	- 20 dB
Substrate	ST Quartz
Temperature Stability	
Turnover Temperature (T <sub>o</sub> )	-10°C · T <sub>0</sub> · 10 C
2nd Order Temperature Coefficient	$-3.2 \times 10^{-8}/({}^{\circ}C)^{2}$

The ST-cut of quartz was chosen because it is one of the most temperature stable SAW substrates available. Its turnover temperature ( $T_0$ ) for the free surface condition is near 23°C. However, with metal loading (approximately 700  $\mathring{\wedge}$  aluminum),  $T_0$  is expected to be lowered near 0°C. The 3 dB bandwidth requirement is set so that in addition to covering the operating frequency range, there is a 0.2 MHz margin to allow for center frequency variation in the SAW device.

The most critical parameter in the SAW requirement is the time delay. In the present case, the time delay has been specified to be much shorter than that normally considered necessary for single mode operation. This is because the external time delay in the oscillator loop due to elements other than the SAW delay line can be a significant portion of the total delay. Preliminary results indicate that for the proposed SAW oscillator, external delay amount to at least 20 ns. This will increase the total loop delay to approximately 0.12 to 0.13 usec. The mode spacing of the oscillator will thus be on the order of 7 MHz and not the 10 MHz which one would get if the external delay is neglected. With 7 MHz mode spacing, single mode operation can be achieved if the amplifier gain is set properly.

To meet these specifications, the delay line was designed to consist of one long and one short transducer, closely spaced one next to the other. The 3 dB bandwidth is largely defined by the long transducer. The transducers are both designed to operate at the fundamental frequency and contain split fingers to minimize reflection among fingers. The center-to-center separation between transducers in  $40.3 \cdot 0$ , where  $\cdot 0$  is the acoustic wavelength.

The other design parameters are shown in the following table:

	Input Transducer	Output Transducer
Number of Finger Paris	30	50
Acoustic Aperture	45 λ <sub>ο</sub>	45 Å <sub>O</sub>
Finger Width	1.3 µm	1.3 Lm

The unmatched insertion loss of such a device should be approximately 40 dB. Upon matching, it can be reduced to 18 dB or less.

The schematic of the SAW delay line is shown in Figure 3-1. A ground bar has been placed between the transducers to cut down the direct electrical feedthrough.




Figure 3-1. SCHEMATIC OF 403 MHz SAW DELAY LINE


This delay line has been designed, fabricated and tested. Performance of the unmatched delay line is shown in Figures 3-2 through 3-4. The circuit has been packaged in a TO-5 can to minimize size and cost. A photograph of the packaged SAW is shown in Figure 3-5. Matching networks for the SAW have also been designed, built, and tested. A schematic of the matched circuit is shown in Figure 3-6. Performance of the matched delay line is shown in Figures 3-7 and 3-8.

#### b. Loop Amplifier

The loop amplifier is used to provide gain to overcome losses in all other loop elements. A schematic of the amplifier used for the SAW oscillator is shown in Figure 3-9. The circuit is a three-stage, lumped element design using two BFR 91 transistors and one MRF 559. The MRF 559 is used in the amplifier output stage to provide saturated output power in excess of 40 mW (+16 dBm). A lumped element design was used to minimize circuit size. Distributed matching networks would have required more volume than available.


This circuit has been designed, built, and tested. A photograph of the breadboard circuit is shown in Figure 3-10. Test results for the amplifier are shown in Figures 3-11 through 3-16. Figure 3-11 shows linear gain in excess of 40 dB for temperatures ranging from -70°C to +70°C. Saturation characteristics for the circuit are shown in Figures 3-12 and 3-13. Saturated gain for input power of +18 dBm is shown in Figure 3-14. Transmission phase through the amplifier for inear and saturated operating conditions is shown in Figures 3-15 and 3-16, respectively.

All of the data shown above has also been taken as a function of supply voltage. Results indicate that the transmission phase of the amplifiers is sensitive to supply voltage particularly at temperature extremes. The supply to the amplifier will therefore be regulated to 9V.




PHASE (Degrees)

Figure 3-2. 403 MHz SAW Unmatched Passband and Phase



AAA MHZ SAW SNI	IN 105	
NAME TOO THE OIL SHI	TITLE IN TOO	DWG. NO
SMITH CHART FORM 82-85PR 19-66;	KAY ELECTR C OMPANY PINE BROOK NU. @1966 PRINTED IN US	DATE








Figure 3-5. PHOTOGRAPH OF PACKAGED SAW




Figure 3-6. 403 MHz SAW DELAY LINE





Figure 3-7. 403 MHz SAW Matched Passband and Phase

NAME 403 MH7 SAW SN1	TITLE IN INS	MATCHER		DWG. NO
<u> </u>		MATTHETT		DATE
SMITH CHART FORM 82-BSPR (9-66)	KAY ELECTRIC C	OMPANY PINE BROOK N	J. 01966 PRINTED IN USA	DATE

## IMPEDANCE OR ADMITTANCE COORDINATES







Figure 3-9. 403 MHz SAW AMP


L1 = L3 = 5 turns #30 wire on  $\neq$ 60 drill. L2 = L4 = 6 turns #30 wire on #60 drill.


L6 = 11 turns #30 wire on #60 drill. L5 = 3 turns #30 wire on #60 drill.


RF CH =  $0.5 \mu H$  inductor.


Figure 3-10. PHOTOGRAPH OF BREADBOARD CIRCUIT














As the results show, the loop amplifier as designed is adequate for use in the SAW oscillator. A comparison of the measured and required performance is shown below:

Parameter	Required Performance	Measured Performance
Frequency Band	> 350-450 MHz	> 350-450 MHz
Gain	≥40 dB	42-48 dB
PSAT	+16.5 dBm	+14.5 dBm* (9V bias)
VSWR (In,Out)	<u>&lt;</u> 2.5:1	<2.0:1
V <sub>Supply</sub>	12V	12V (regulated to 9V)

<sup>\*</sup>The saturated output power with 12V bias is +17.5 dBm. The ILO has been designed to operate with lower injected power.

#### c. Phase Shifter

The phase shifter block diagram is shown in Figure 3-17.




Figure 3-17. PHASE SHIFTER BLOCK DIAGRAM

The circuit consists of a hybrid coupler loaded with tunable, reflective loads. In this design, power incident at port 1 is split with equal amplitude, and 90° relative phase between ports 2 and 3. Since the loads at ports 2 and 3 are reflective, the power incident on these loads from ports 2 and 3 is reflected back into the coupler. The reflected signals experience a phase shift associated with the reflection coefficient of the loads, and since the loads are tunable this phase shift can be varied. The reflected signals entering the coupler at ports 2 and 3 add in phase at port 4 and add out of phase (cancel) at port 1. Therefore, this circuit will transfer a signal incident at port 1 to port 4 with a phase shift which is a function of the reflection coefficient of the loads.

To better understand the operation of this circuit, let  $V_{lin} = Ae^{j\cdot t}$  be the signal input to port 1. Then  $V_{2out} = \frac{A}{\sqrt{2}}e^{j\cdot t}$  and  $V_{3out} = \frac{A}{\sqrt{2}}e^{j\cdot (t+1/2)}$ ; i.e., half of the power input to port 1 goes to each of ports 2 and 3. If the networks connected to ports 2 and 3 have reflection coefficients of  $\frac{1}{1}$  and  $\frac{1}{2}$ , respectively, then the signals input to ports 2 and 3 are given as

$$V_{2in} = \frac{A}{2} e^{j \cdot t}$$
 (3.1)

$$V_{3in} = \frac{A}{2} e^{j(-t + -/2)}_2$$
 (3.2)

After traveling through the quadrature hybrid again, the signal levels out of ports 1 and 4 are given by

$$V_{lout} = \frac{A}{2} \left[ e^{j \cdot t} \right]_{1} + \omega^{j(\cdot t + - \cdot)} \left[ 2 \right]$$
 (3.3)

$$v_{4out} = \frac{A}{2} \left[ e^{j(-t + \pi/2)} \right]_1 + e^{j(-t + \pi/2)} \cdot 2^{j}.$$
 (3.4)

It is now apparent that if  $\mathbb{I}_1 = \mathbb{I}_2$ ,  $V_{\text{lout}}$  equals zero and all power incident at port 1 appears at port 4. More importantly, notice that  $V_{\text{dout}}$  is a function of the load reflection coefficients. The relative phase of the output signal is therefore determined by the phase of the load reflection coefficient.

In practice the loads are made identical but some small difference in reflection coefficient will exist. The loads also will be lossy. Consider the case where loads are neither equal nor ideal. Let

$$\tau_{1} = \rho e^{j \cdot \tau_{1}} \tag{3.5}$$

$$\tau_2 = \rho e^{jc_2} \tag{3.6}$$

For this case

$$V_{4out} = {A \rho \over 2} \left[ e^{j(t + -/2)} \left( e^{j(t)} + e^{j(t)} \right) \right]$$
 (3.7)

or

$$V_{4out} = Ap \cos \frac{1-2}{2} e^{j(.t + -/2 + \frac{2}{1} + \frac{2}{2})}$$
 (3.8)

The phase shift from port 1 to port 4 is therefore  $\frac{1}{2} + \frac{1}{2} - \frac{1}{2}$ . The loss through the phase shifter is 20 log ( $\rho$  cos $\frac{1}{2}$ ) dB. For small differences in the angles of the reflection coefficients,  $z_1$  and  $z_2$ , the loss will be determined by  $\rho$ . For a 90° difference in  $z_1$  and  $z_2$ , 3 dB of additional loss will occur.

The design of the hybrid coupler itself can be either distributed or lumped. For this application a lumped element design was chosen to minimize size. A schematic of this coupler is shown in Figure 3-18




Figure 3-18 COUPLER SCHEMATIC

For this design

$$Z_{O} = \sqrt{\frac{L}{C}}$$
 (3-9).

and

$$r_0 = \sqrt{\frac{1}{\sqrt{LC}}}$$
 (3-10)

where

 $Z_0$  = characteristic impedance

 $\cdot$  o = radian frequency at center band.

For the phase shifter,  $z_0 = 2-(403 \times 10^6)$ , and  $Z_0 = 500$ . Therefore

$$Z_0 = \sqrt{\frac{L}{C}} = 50$$
 (3-11)

$$r_0 = \frac{1}{\sqrt{L\bar{c}}} = 2 \cdot (403 \times 10^6)$$
 (3-12)

and

$$L = 19.7 \text{ nH}$$
 $C = 7.9 \text{ pF}$ 
(3-13)

This coupler has been built and tested. Tests indicate that using 10 pF capacitors will produce an equal -3.7 dB power split with relative phase of 88°. Using 8.2 pF capacitors produces a  $90^{\circ}$  relative phase split but the

amplitude split is unbalanced by 0.4 dB to -3.6 dB and -4.0 dB. Measured results for a breadboard coupler are shown in Figure 3-19.

The design of the circuit which will load the hybrid coupler is shown in Figure 3-20. This load consists of a shunt indictance, a varactor, and a DC blocking capacitor. The reflection coefficient of the load is


$$a = \frac{Z_{L} - Z_{0}}{Z_{L} + Z_{0}} \tag{3.14}$$


where

$$Z_L = load impedance  $(\frac{Z_{ind}Z_{cap}}{Z_{ing} + Z_{cap}})$$$

 $Z_0 = \text{system characteristic impedance (50 ohms typical)}$ 

The choice of inductor and varactor will determine the maximum phase variation of the phase shifter and tuning range of the oscillator. For maximum phase variation, the inductor-varactor combination is designed to resonate in the center of the varactor's tuning range. However, such a design results in a nonlinear phase-voltage relationship due to the nonlinear capacitance-voltage relationship of the varactor. To simplify temperature compensation and to insure more linear frequency modulation, it is desirab¹ to design a load with a near linear phase voltage relationship. By increasing the inductance value such that LC resonance occurs at the lower extreme of the capacitance range, a more linear relationship is achieved. Such a design has been investigated for this application but total phase shift was found to be inadequate.





AMPLITUDE (48)




Figure 3-20. COUPLER LOAD

To select the LC combination most suitable the varactor diodes were first characterized. Reflection coefficient as a function of voltage is shown in Figure 3-21. Note that using the varactor alone would produce only a 60° phase shift for a 0-10V tuning range. This characterization also indicates the diodes have approximately 0.5 ohm series resistance which will contribute to the overall phase shifter loss. To resonate this capacitance an inductor of approximately 8 nH was used. Assuming 0.02 ohm series resistance in the inductor, a computer model of this load predicted the performance shown in Figure 3-22. This compares well with the measured results shown in Figure 3-23

The total phase shifter, consisting of the coupler and the loads discussed above, has been constructed and tested. A photograph of the breadboard phase shifter is shown in Figure 3-24. Test results for two such phase shifters cascaded are shown in Figure 3-25. This figure is a plot of both loss and phase through the circuit as a function of tuning voltage. The data shows loss varying from approximately 5 dB at 0.5V down to 2 dB at 10V. The decreasing loss results from a decrease in diode series resistance with increasing reverse bias. The data also shows phase varying from 18° at 0.5V to ±180° at just below 2V, to -36° at 5V and back to ±18° at 10V. A full 360° shift has been realized with this cascade of two phase shifters.

One of the difficulties encountered when using variator diodes is their capacitance variation with temperature. This variation translates into a change in reflection coefficient and therefore a change in phase through the circuit.

NAME	TITLE			DWG. NO
SMITH CHART FORM 82-BSPR:9-66	KAY ELECTRIC COMPAN	Y PINE BROOK NJ 619	66 PRINTED IN USA	DATE

## IMPEDANCE OR ADMITTANCE COORDINATES




Figure 3-22. COMPUTER-PREDICTED LOAD REFLECTION COEFFICIENTS

Loss	05	71	75	-1.24	-1.26	95	73	59	50	
Angle	122.8	100.5	59.4	-7.2	6.69-	-106.3	-126.2	-138.0	-145.7	1 151 1
Magnitude	366.	186.	.936	198.	. 8.65	968.	.920	.934	. 944	.950
(%) )	5.0	10.0 (@ 6V)	(0 34)	20.0 (@ 2V)	25.0 (@ 1V)	30.0	35.0	40.0	45.0	50.0 (@ OV)

NAME	TITLE	DWG. NO
		DATE
SMITH CHART FORM 82-BSPR (9-66)	KAY ELECTRIC COMPANY, PINE BROOK, NJ @ 1966 PRINTED IN USA	] DATE

### IMPEDANCE OR ADMITTANCE COORDINATES




Figure 3-23. MEASURED LOAD REFLECTION COEFFICIENTS




Figure 3-24. PHOTOGRAPH OF BPEADBOARD PHASE SHIFTER




Figure 3-25. 403 MHz BREADBOARD DOUBLE PHASE SHIFTER

The frequency of the oscillator therefore will drift with temperature.

Tests have been run on the duli pract titler to transfer the temperature performance. The detailed result care in 1, but in the Appendix for reference and are summanized with the graph in Figure 3-26. It is the frequency delift with temperature caseed to care too target with requiremental a temperature compensating retwork be used. The compensating voltage will be curred with the turing and modulation voltages and applied to the variation. As mentioned earlier the DC care with an ludicy till temperature compensation retwork has not not not been delighed.


As the result on this section fidthate, the design of the phase shifter is complete and penformance is adequate for the PAW oscillator application. A companish of measured and required conformance to showe below.

Faname two	Requirement	Performance
Erepaine,	4)) 124 (6 MHZ	4. =4.€ MHZ
Print of the	360	46.
.3	6 dB	.5 to 5 d8
Turing Voltage	1-107	1 - 1 - 10

## d. Injection locked Oscillator

The injection locked oscillator (IIO) is used to amplif, the output of the SAW oscillator to the required 200 mW (+23 dBm). Pulse amplitude modulation is also accomplished in the ILO. A schematic of the circuit is shown in Figure 3-27

The oscillator is of the form of a Colpitts with a reconant tank in the collector circuit and feedback to the emitter. The injection locking signal is applied to the emitter-base junction.



L2 = 10 turns #30 wire on #72 drill (25 mils diameter) R\* = SIT resistor for bias ( $^{\circ}$ 100 mA), 1K-5K ohms. L1 = printed inductor.

Figure 3-27. 403 MHz 1L0

This circuit has been designed, built and tested. A photograph of the breadboard circuit is shown in Figure 3-28. Test results are shown in Figures 3-29 through 3-31. Figure 3-29 is a plot if injection locking bandwidth vs injection locking power. Figure 3-30 shows injection locking bandwidth vs temperature. Output power vs frequency is shown in Figure 3-31.

Pulse amplitude modulation characteristics are shown in Figures 3-32 and 3-33. Time waveforms are shown in Figures 3-32a through 3-32e, while frequency spectrum is shown in Figures 3-33a through 3-33d.

As the data shows, the ILO is adequate for this application. A comparison of measured and required performance is shown below:

Parameter	Requirement	Performance
Center Frequency	403 MHz	403 MHz (adjustable)
Power Out	23 dBm	>+24 dBm
Injection Locking Bandwidth	16 MHz	49 MHz (@ 25°C, +12 dBm)
Pinj	+13 dBm	+12 dBm
V <sub>supply</sub>	+12V	+12V




Figure 3-28. PHOTOGRAPH OF ILO BREADBOARD CICUIT




Figure 3-29. INJECTION LOCKING BANDWIDTH vs INJECTION POWER






Figure 3-30. INJECTION LOCKING BANDWIDTH vs TEMPERATURE


.




FREQUENCY (MHz)

OUTPUT POWER (48m)


Figure 3-31, OUTPUT POWER vs FREQUENCY



(a) Modulation Framework = 30 Hz.




(b) Modulation Frequency = 300 bz




(c) Modulation Frequency = 3 FHz

Figure 3-37. 100 AMPRICULE MODULATION TIME WAVEFORMS.




(d) Modulation Frequency = 30 KHz




(e) Modulation Frequency = 300 KHz


Figure 3-32. ILO AMPLITUDE MODULATION TIME WAVEFORMS (Continued)



(a) 200 MHz Sweep Width



(b) 1 MHz Sweep Width



(c) 100 KHz Sweep Width

Figure 3-33. ILO AMPLITUDE MODULATION FREQUENCY SPECTRUM (MODULATION FREQUENCY = 10 KHz)


#### 4.0 CONCLUSION

The RF circuitry described in this report has been adequately developed to be used in the construction of the 403 MHz SAW Oscillator. A number of difficulties which were encountered during the circuit development should be noted. The initial loop design did not adequately take into account the delay in loop components other than the SAW. The margin in mode spacing was therefore inadequate to assure a single oscillator output frequency. Both the SAW matching circuit and the loop amplifier contributed significantly to this additional delay. The sensitivity of the loop amplifier phase to bias - in the saturated operating condition - was also not anticipated. Regulation of the amplifier bias was added after this phenomenon was observed (see Appendix B). The phase shifter construction was not trivial. Performance of the circuit is dependent on both the inductance and coupling of the coil wires. Turns per inch and twists per inch are both critical. Once these parameters are determined, construction and performance of the coupler are very repeatable.


One observation regarding the temperature stability of the oscillator circuitry should be made. The requirement for FM has made achieving the required stability challenging. Frequency modulation requires electronic tuning in the oscillator loop. The varactors used for this tuning are the most unstable components in the oscillator. It is primarily their capacitance variation with temperature which requires a temperature compensation network to be used. Were the radiosonde system to require AM only, a mechanical phase shifter could be used for tuning and the stability of the oscillator would primarily reflect the SAW delay line temperature variation and not that of the phase shifter. Designing a mechanical phase shifter is far easier than compensation for the varactors.

APPENDIX A

SAW PERFORMANCE VS TEMPERATURE MEASUREMENTS



# 97R FMD DEG





APPENDIX B


AMPLIFIER PERFORMANCE


٧S


SUPPLY VOLTAGE AND TEMPERATURE





















APPENDIX C

PHASE SHIFTER CHARACTERISTICS

25 ņ T022 (9B)


67

~




(.eg) JSAHq

























(.pag) 32AH9


<u>†</u> ≅


+52°C











### ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY MANDATORY CONTRACT DISTRIBUTION LIST

101	Defense Technical Information Center ATTN: DTIC-TCA	001	Arlington, VA 22212
012	Cameron Station (Bldg 5) Alexandria, VA 22314	602	Cdr. Night Vision & Electro-Optics ERADCOM
203	GIDEP Engineering & Support Dept TE Section	001	ATTN: DELNV-D Fort Belvoir, VA 22060
001	PO Box 398 NORCO, CA 91760	603	Cdr. Atmospheric Sciences Lab ERADCOM
205	Director	001	ATTN: DELAS-SY-S White Sands Missile Range, NM 88002
001	Naval Research Laboratory ATTN CODE 2627 Washington, DC 20375	607	Cdr. Harry Diamond Laboratories ATTN: DELHD-CO, TD (In Turn) 2800 Powder Mill Road
301	Rome Air Development Center	001	Adelphi, MD 20783
001	ATTN: Documents Library (TILD) Griffiss AFB, NY 13441	609	Cdr. ERADCOM ATTN: DRDEL-CG, CD, CS (In Turn)
437	Deputy for Science & Technology Office, Asst Sec Army (R&D)	001	2800 Powder Mill Road Adelphi, MD 20783
001	Washington, DC 20310	612	Cdr. ERADCOM
438 001	HQDA (DAMA-ARZ-D/Dr. F.D. Verderame) Washington, DC 20310		ATTN: DRDEL-CT 2800 Powder Mill Road
482	Director	001	Adelphi, MD 20783
	US Army Materiel Systems Analysis Actv ATTN DRXSY-MP	680	Commander US Army Electronics R&D Command
001	Aberdeen Proving Ground, MD 21005	000	Fort Monmouth, NJ 07703 1 DELET-MQ
563	Commander DARCOM ATTN DRCDE		1 DELEW-D 1 DELET-DD
001	5001 Eisennower Avenue Alexandria: VA 22333		1 DELSD-L (Tech Library) 2 DELSD-L-S (STINFO)
564	Cdr. US Army Signals Warfare Lab ATTN DELSW-0S		20 DELET-MA-A 1 DELEI-MF
001	Vint Hill Farms Station Warrenton, VA 22186	681	Commander US Army Communications R&D Command
705	Advisory Group on Electron Devices 201 Varick Street, 9th Floor	001	ATTN: USMC-LNO Fort Monmouth, NJ 07703
992	New York NY 10014		
579	Cdr PM Concept Analysis Centers		

ATTN DRCPM-CAC Arlington Hall Station

# ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY SUPPLEMENTAL CONTRACT DISTRIBUTION LIST {ELECTIVE}

103	Code R123, Tech Library DCA Defense Comm Engrg Ctr 1800 Wiehle Ave Reston, VA 22090	475 001	Cdr, Harry Diamond Laboratories ATTN: Library 2800 Powder Mill Road Adelphi, MD 20783
104	Defense Communications Agency Technical Library Center Code 205 (P. A. Tolovi) Washington, DC 20305	477 001	Director US Army Ballistic Research Labs ATTN: DRXBR-LB Aberdeen Proving Ground, MD 21005
206	Commander Naval Electronics Laboratory Center ATTN: Library San Diego, CA 92152	455 001	Commandant US Army Signal School ATTN: ATSH-UD-MS-E Fort Gordon, GA 30905
207	Cdr. Naval Surface Weapons Center White Oak Laboratory ATTN: Library Code WX-21 Silver Spring, MD 20910	422 001	Commander US Army Yuma Proving Ground ATTN: STEYP-MTD (Tech Library) Yuma, AZ 85364
314	Hq. Air Force Systems Command ATTN: DLCA Andrews Air Force Base Washington, DC 20331	507	Cdr, AVRADCOM ATTN: DRSAV-E PO Box 209 St. Louis, MO 63166
403 001	Cdr. MICOM Redstone Scientific Info Center ATTN: Chief. Document Section Redstone Arsenal, AL 35809	511	Commander, Picatinny Arsenal ATTN: SARPA-FR-5, -ND-A-4, -TS-S (In Turn) Dover, NJ 07801
406	Commandant US Army Aviation Center ATTN, ATZQ-D-MA Fort Rucker, AL 36362	515 001	ATTN: DRCPM-RBS Fort Monmouth, NJ 07703
407	Director, Ballistic Missile Defense Advanced Technology Center ATTN: ATC-R, PO Box 1500	517	US Army Satellite Communications Agcy ATTN: DRCPM-SC-3
001 418 001	Commander HQ, Fort Huachuca ATTN: Technical Reference Div	518 001	ATTN: TT-SE

# ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY SUPPLEMENTAL CONTRACT DISTRIBUTION LIST (CONT) (ELECTIVE)

519	Cdr. US Army Avionics Lab AVRADCOM ATTN DAVAA-D Fort Monmouth, NJ 07703	608	Commander ARRADCOM DRDAR-TSB-S Aberdeen Proving Ground, MD 21005
520 001	Project Manager, FIREFINDER ATTN DRCPM-FF Fort Monmouth, NJ 07703	614	Cdr, ERADCOM ATTN: DRDEL-LL, -SB, -AP (In Turn) 2800 Powder Mill Road
521	Commander	001	Adelphi, MD 27083
001	Project Manager SOTAS ATTN. DRCPM-STA Fort Monmouth, NJ 07703	617	Cdr, ERADCOM ATTN: DRDEL-AQ 2800 Powder Mill Road
531	Cdr. US Army Research Office	001	Adelphi. MD 20783
001	ATTN DRXRO-PH (Dr. Lontz) DRXRO-IP (In Turn) PO Box 12211 Research Triangle Park, NC 27709	619 001	Cdr. ERADCOM ATTN: DRDEL-PA, -ILS, -ED (In Turn) 2800 Powder Mill Road Adelphi, MD 20783
556 001	HQ. TCATA Technical Information Center ATTN: Mrs. Ruth Reynolds Fort Hood, TX 76544	701 002	MTI — Lincoln Laboratory ATTN: Library (RM A-082) PO Box 73 Lexington, MA 02173
568	Commander US Army Mobility Eqp Res & Dev Cmd ATTN. DRDME-R	703 001	NASA Scientific & Tech Info Facility Baltimore/Washington Intl Airport PO Box 8757, MD 21240
001	Fort Belvoir, VA 22060	704	National Bureau of Standards
604	Chief Ofc of Missile Electronic Warfare	704	Bldg 225, RM A-331 ATTN: Mr. Leedy
001	Electronic Warfare Lab, ERADCOM White Sands Missile Range, NM 88002	001	Washington, DC 20231
606	Chief Intel Materiel Dev & Support Ofc	707	TACTEC  Batelle Memorial Institute  505 King Avenue
001	Electronic Warfare Lab. ERADCOM Fort Meade. MD 20755	001	Columbus, OH 43201

# ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY SUPPLEMENTAL CONTRACT DISTRIBUTION LIST (CONT) (ELECTIVE)

	Coordinated Science Laboratory University of Illinois Urbana, Illinois 61801 ATTN: Dr. Bill J. Hunsinger	(1)	Anderson Laboratories, Inc. 1280 Blue Hills Ave ATTN: Dr. A.A. Comparini Bloomfield, Conn. 06002	(1)
	Dr. J S. Bryant OCRD ATTN. DARD-ARP Washington. DC 20310	(1)	Mr. Henry Friedman RADC/OCTE Griffiss AFB, NY 13440	(1)
	Dr. R. LaRosa Hazeltine Corp. ation Greenlawn, New York 11740	(1)	US Army Electronics R&D Cmd CS&TA Laboratory Specia: Sensors Div DELCS-S (Robbiani) Fort Monmouth, NJ 07703	(6)
	General Electric Co. Electronics Lab Electronics Park Syracuse, NY 13201 ATTN: Mr. S. Wanuga	(1)	General Dynamics, Electronics Division P.O. Box 81127 San Diego, CA 92138 ATTN: Mr. R. Badewitz	(1)
	Air Force Cambridge Labs ATTN: CRDR (Dr. P. Carr & Dr. A.J. Budreau) Bedford, MA 01730 Mr. R. Weglein	(2)	Texas Instruments, Inc. P.O. Box 5936 13500 N. Central Expressway Dallas, Texas 75222	(0)
	Hughes Research Laboratories 3011 Malibu Canyon Road Malibu, California 90265  Mr. H. Bush CORC RADC	(1)	ATTN: Dr. L.T. Clairborne  Raytheon Company Research Division 28 Seyon Street Waltham, Massachusetts 02154	(2)
	Griffiss Air Force Base New York 13440 Mr. G. Judd	(1)	ATTN: Dr. M.B. Schulz  Sperry Rand Research Center 100 North Road  Sudbury Massachusetta 01776	(1)
F G E	Hughes Aircraft Company Ground Systems Group Bldg 600/MS D235 1901 W. Malvern Fullerton, CA 92634	(1)	Sudbury, Massachusetts 01776 ATTN: Dr. H. Van De Vaart  Microwave Laboratory W.W. Hansen Laboratories of Physics Stanford University	(1)
	Co.nmander, AFAL ATTN: Mr. W.J. Edwards, TEA Wright-Patterson AFB, Ohio 45433	(1)	Stanford, CA 94305 ATTN: Dr. H.J. Shaw	(2)

### ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY

### SUPPLEMENTAL CONTRACT DISTRIBUTION LIST (CONT)

### (ELECTIVE)

Westinghouse Electric Corp. Research & Development Center Beulah Road		Science Center Rockwell International Thousand Oaks, CA 91360	(1)
Pittsburgh, PA 15235 ATTN: Dr. B. McAvoy	(1)	AMES Laboratory 215 Reactor Bldg	
TRW		Iowa State University	
Defense and Space Sys Group		Ames, Iowa 50011	
One Space Park		ATTN: Dr. K Lakin	(1)
Redondo Beach, CA 90278			
ATTN: Dr. R.S. Kagiwada	(1)	SAWTEK, Inc.	
		P.O. Box 7756	
Dr. Fred S. Hickernell		2451 Shader Road	
Integrated Circuit Facility		Orlando, Florida 32854	
Motorola Government Electronics	Division	ATTN: Mr. S. Miller	(1)
8201 East Mc Dowell Road	<b>/=</b> \		
Scottsdale, AZ 85257	(1)	Dr. William J. Tanski	
Do E Cha		Sperry Research Center	
Dr. F. Cho		100 North Road	/3.\
Integrated Circuit Facility	Division	Sudbury, MA 01776	(1)
Motorola Government Electronics	UIVISION	Dw William B. Chwou	
8201 East McDowell Road	(1)	Dr. William R. Shreve HP Laboratories	
Scottsdale, AZ 85257	(1)	1501 Page Mill Road	
McGill University		Palo Alto, CA 94304	(1)
ATTN: G.W. Farnell		1410 A120, CA 34304	(1)
Montreal 110, Canada	(1)	D. Chrissotimos, Code 763	
noncrear rro, canada	( ' '	National Aeronautics & Space	Administration
Advanced Technology Center, Inc		Goddard Space Flight Center	- Mamilion action
Subsidiary of LTV Aerospace Cor		Greenbelt, MD 20771	(1)
P.O. Box 6144			( )
Dallas, Texas 75222		Naval Research Laboratories	
ATTN: Mr. A.E. Sobey	(1)	Code 5237	
		Washington, DC 20375	
United Aircraft Research Labs		ATTN: Dr. D. Webb	(1)
ATTN: Dr. Thomas W. Grudkowski		()	
East Hartford, Conn. 06108	(1)	HQ_ESD_(DRI)	
UC A man Min - il a Common d		L.G. Hanscom AFB	/3.)
US Army Missile Command		Bedford, MA 01731	(1)
DRSMI-REL			
Redstone Arsenal, Al 35809 ATTN: G.J. Rast, Jr.	(1)		
ATTN. G.O. Kast, Ur.	(1)		

# ELECTRONICS TECHNOLOGY AND DEVICES LABORATORY SUPPLEMENTAL CONTRACT DISTRIBUTION LIST (CONT) (ELECTIVE)

(1)

Army Materials and Mechanics Research
Center (AMMRC)
Watertown, MA 02172
ATTN: DMXMR-E0 (1)

Commander, Picatinny Arsenal
ATTN: SARPA-FR-S
Bldg 350
Dcver, NJ 07801 (2)

A. Kahan
RADC/ESE
Hanscom AFB

Bedford, MA 01731

# END

# DATE FILMED Solvential Solventia

DTIC